3.1 Consider the circuit shown in Figure P3.1.
(a) Show the truth table for the logic function f .
(b) If each gate in the circuit is implemented as a CMOS gate, how many transistors are needed?


Figure 1 P3.1 A sum-of-products CMOS circuit.
Solution:


Figure 2
$A=\overline{x_{1}} \cdot \overline{x_{2}} \cdot x_{3}$
$B=\overline{x_{1}} \cdot x_{2} \cdot \overline{x_{3}}$
$C=x_{1} \cdot \overline{x_{2}} \cdot \overline{x_{3}}$
$D=x_{1} \cdot x_{2} \cdot x_{3}$
$f=A+B+C+D$

| $x_{1}$ | $x_{2}$ | $x_{3}$ | $A=\overline{x_{1}} \cdot \overline{x_{2}} \cdot x_{3}$ | $B=\overline{x_{1}} \cdot x_{2} \cdot \overline{x_{3}}$ | $C=x_{1} \cdot \overline{x_{2}} \cdot \overline{x_{3}}$ | $D=x_{1} \cdot x_{2} \cdot x_{3}$ | $f=A+B+C+D$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |

Figure 3 NOT gate requires 2 transistors
There are 3 three NOT gates. $3 * 2=6$ transistors are required to build three NOT gates.


Figure 4 3-input AND gates requires 8 Transistors

Therefore 43 -input AND gates require $4 * 8=32$ transistors.


Figure 5 4-input OR gate requires 10 transistors
Number of transistors:

| Gate | NOT | 3-input AND | 4-input OR |
| :---: | :---: | :---: | :---: |
| Number of Gates | 3 | 4 | 1 |
| Number of Transistors <br> per Gate | 2 | 8 | 10 |

So the total number of transistors $=2 \times 3+8 \times 4+10 \times 1=48$
3.2 (a) Show that the circuit in Figure P3.2 is functionally equivalent to the circuit in Figure P3.1.
(b) How many transistors are needed to build this CMOS circuit?


Figure 6
Solution:


Figure 7
$g=\overline{x_{1}}\left(\overline{x_{2}} x_{3}+x_{2} \overline{x_{3}}\right)+x_{1}\left(\overline{x_{2}} \cdot \overline{x_{3}}+x_{2} x_{3}\right)=\overline{x_{1}} \overline{x_{2}} x_{3}+\overline{x_{1}} x_{2} \overline{x_{3}}+x_{1} \overline{x_{2}} \cdot \overline{x_{3}}+x_{1} x_{2} x_{3}$
This mathematical expression is similar to that obtained in Problem 3.1. Therefore these two circuit diagrams are functionally equivalent.
Assuming the multiplexers are implemented using transmission gates which is shown in figure 8.
Total number of transistors $=$ NOT gates $* 2+$ MUXes $* 6$
$=(1 * 2)+(3 * 6)=20$


Figure 8 2-to-1 multiplexer built using transmission gates Each transmission gate requires 6 transistors ( 4 for mux +2 for inverter gate).
3.4. In Section 3.8 .8 we said that a six-input CMOS AND gate can be constructed using two three-input AND gates and a two-input AND gate. This approach requires 22 transistors. Show how you can use only CMOS NAND and NOR gates to build the sixinput AND gate, and calculate the number of transistors needed. (Hint: use DeMorgan's theorem.)
Solution:


Figure 9

$$
f=A . B
$$

$$
\bar{f}=\overline{A . B}=\bar{A}+\bar{B}=P+Q
$$

$$
f=\overline{\bar{A}+\bar{B}}=\overline{P+Q}
$$

$$
\text { where, } P=\overline{\mathrm{A}}=\overline{\mathrm{x}_{1} \cdot \mathrm{x}_{2} \cdot \mathrm{x}_{3}} \text { and } \mathrm{Q}=\overline{\mathrm{B}}=\overline{\mathrm{x}_{4} \cdot x_{5} \cdot x_{6}}
$$



Figure 10
Total numbers of transistors $=2 *$ ( 3-input NAND gate) $+1 *$ ( 2 -input NOR gate $)=2 * 6+1 * 4=16$
3.8 Figure P3.6 shows half of a CMOS circuit. Derive the other half that contains the PMOS transistors.


Figure 11 P3.6 The PDN in a CMOS circuit.
Solution:
The output of this digital circuit is,
$v_{f}=v_{x_{2}}+v_{x_{1}} \cdot v_{x_{3}}$
The complement of the output is,
$\overline{v_{f}}=\overline{v_{x_{2}}+v_{x_{1}} \cdot v_{x_{3}}}=\overline{v_{x_{2}}} \cdot \frac{v_{x_{1}} \cdot v_{x_{3}}}{}=\overline{v_{x_{2}}} \cdot\left(\overline{v_{x_{1}}}+\overline{v_{x_{3}}}\right)$
Therefore the other half of the circuit will be,


Figure 12 the other half of the circuit containing only PMOS transistors
The complete circuit is shown below

3.9 Figure P3.7 shows half of a CMOS circuit. Derive the other half that contains the NMOS transistors.


Figure 14 P3.7 The PUN in a CMOS circuit.
Solution: from the PUN of the circuit we get,
$\overline{V_{f}}=\overline{V_{x 1}} \cdot \overline{V_{x 2}}+\overline{V_{x 3}} \cdot \overline{V_{x 4}}$
$V_{f}=\left(\overline{\left.\overline{V_{x 1}} \cdot \overline{V_{x 2}}+\overline{V_{x 3}} \cdot \overline{V_{x 4}}\right)=\left(\overline{\overline{V_{x 1}}} \overline{V_{x 2}}\right) \cdot\left(\overline{\overline{V_{x 3}}} \cdot \overline{V_{x 4}}\right)=\left(V_{x 1}+V_{x 2}\right)\left(V_{x 3}+V_{x 4}\right), ~\left(\overline{V_{1}}\right.}\right)$


Figure 15 The PDN in a CMOS circuit
3.12 Derive a CMOS complex gate for the logic function $\mathrm{f}=\mathrm{xy}+\mathrm{xz}$. Use as few transistors as possible (Hint: consider f).
Solution:
$\mathrm{f}=\mathrm{x}(\mathrm{y}+\mathrm{z})$


Figure 16
3.14 For an NMOS transistor, assume that $k_{n}^{\prime}=20 \mu \mathrm{~A} / \mathrm{V}^{2}, \mathrm{~W} / \mathrm{L}=2.5 \mu \mathrm{~m} / 0.5 \mu \mathrm{~m}$, VGS $=5$ V , and $\mathrm{VT}=1 \mathrm{~V}$. Calculate
(a) ID when VDS $=5 \mathrm{~V}$
(b) ID when VDS $=0.2 \mathrm{~V}$

Solution:
(a) Since $\mathrm{V}_{\mathrm{DS}}>=\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}$, so the NMOS transistor is operating in the saturation region,
$I_{D}=\frac{1}{2} k_{n}^{\prime} \frac{W}{L}\left(V_{G S}-V_{T}\right)^{2}=10 \frac{\mu A}{V^{2}} \times 5 \times(5 \mathrm{~V}-1 V)^{2}=800 \mu \mathrm{~A}$
(b) In this case $\mathrm{V}_{\mathrm{DS}}<\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}$, thus the NMOS transistor is operating in the triode region: $I_{D}=k_{n}^{\prime} \frac{W}{L}\left\{\left(V_{G S}-V_{T}\right) V_{D S}-\frac{1}{2} V_{D S}^{2}\right\}=20 \frac{\mu A}{V^{2}} \times 5 \times\left[(5 V-1 V) \times 0.2 \mathrm{~V}-\frac{1}{2} \times(0.2 \mathrm{~V})^{2}\right]=78 \mu \mathrm{~A}$
3.17 For an NMOS transistor, assume that $k_{n}^{\prime}=40 \mu \mathrm{~A} / \mathrm{V}^{2}, \mathrm{~W} / \mathrm{L}=3.5 \mu \mathrm{~m} / 0.35 \mu \mathrm{~m}, \mathrm{~V}_{\mathrm{GS}}$ $=3.3 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{T}}=0.66 \mathrm{~V}$. For small $\mathrm{V}_{\mathrm{DS}}$, calculate $\mathrm{R}_{\mathrm{DS}}$.
Solution:
Here, W/L=10 and $k_{n}^{\prime}=0.040 \mathrm{~mA} / \mathrm{V}^{2}$
Given, $\mathrm{V}_{\mathrm{DS}}$ is small.
In this case $\mathrm{V}_{\mathrm{DS}}<\mathrm{V}_{\mathrm{GS}}-\mathrm{V}_{\mathrm{T}}$, thus the NMOS transistor is operating in the triode region:
$I_{D}=k_{n}^{\prime} \frac{W}{L}\left\{\left(V_{G S}-V_{T}\right) V_{D S}-\frac{1}{2} V_{D S}^{2}\right\} \approx k_{n}^{\prime} \frac{W}{L}\left(V_{G S}-V_{T}\right) V_{D S}$
$\Rightarrow R_{D S}=\frac{V_{D S}}{I_{D S}}$
$R_{D S} \cong \frac{V_{D S}}{k_{n}^{\prime} \frac{W}{L}\left(V_{G S}-V_{T}\right) V_{D S}}$
$R_{D S} \cong \frac{1}{k_{n}^{\prime} \frac{W}{L}\left(V_{G S}-V_{T}\right)}=\frac{1}{0.040 \frac{\mathrm{~mA}}{V^{2}} \times 10 \times(3.3 \mathrm{~V}-.66 \mathrm{~V})}=947 \Omega$

